Abstract-Various aspects of single phased burst error-correcting array codes are explored. These codes are composed of two-dimensional arrays with row and column parities with a diagonally cyclic readout order; they are capable of correcting a single burst error along one diagonal. Optimal codeword sizes are found to have dimensions nl x n2 such that n2 is the smallest prime number larger than n 1. These codes are capable of reaching the Singleton bound. A new type of error, approximate errors is defined; in q-ary applications, these errors cause data to be slightly corrupted and thererfore still close to the true data level. Phased burst array codes can be tailored to correct these codes with even higher rates than before.
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We have used the Hermitian curve because the rational points on this are so easy to handle, but this is probably also the case for many other curves.
For a code C * ( j ) from a Hermitian curve, we have however more information in the decoding situation than the syndromes S a b , a + b 5 j , and this can be used to get a minor improvement.
This fact has no influence on the general results for the algorithm as previously described, but since the extra information is readily available in this specific situation we will make some comments about it. Therefore, when we are decoding a code C * ( j ) , we know the syndromes S a b , a + b 5 j and S o j + l . SI,. . . . , Using all these syndromes as input to the algorithm one can realize, either by theoretical arguments or by experiments in concrete situations, that an error pattern as the one in Theorem 1 will be correctly decoded.
To construct examples where the algorithm breaks down also with this extended input, one must change things a little.
We choose the error points in the same way as before, but such that the smallest degree h of an error locator satisfies h=P1 + p 2 , p2 = m -3 -( j -2h) -1 . (3.11) Let us now imagine, that we run the algorithm with all syndromes Sa 6 , a+b 5 j + l , as input. Then, with notation as above, because of (3.11 ) the rank of the matrixE.3+1--h is smaller that t (cf. Lemma 3).
One can then, as before, find an error pattern for which the algorithm fails, and therefore of course the algorithm also fails if the input is the syndromes Sat,, a + b 5 j, and SoJ+l. ... .S3--rr+~. To find the smallest number of points for which this construction is possible, we shall minimize an expression corresponding to (3.6) . Carrying out the calculations one obtains (3.12) which is a somewhat greater bound than (3.8). But the difference is not significant compared to the bound itself, and we will not discuss this problem further.
This situation can only occur if m 2 6, so the smallest case in characteristic 2 is T = 8, which gives codes of length 504 over GF( 64).
The bound (3.9) is the same as the bound (1.3), and hence the results in this correspondence shows, that the bound obtained in [2] in the general case is the optimal one for the method considered.
I. INTRODUCTION
In computer memory and communications applications, information can be corrupted by bursts of noise which occur within one of many predetermined sectors or time intervals. These noise patterns will be called phased burst errors [l] because although the noise pattern may be random at each burst, its duration and starting points are restricted to certain intervals. Noise sources which can generate these errors include line noise, synchronization errors in demodulation, timing errors in multivalued memories, and backscatter radar signals. These errors are often periodic in time (or, A motivation for studying this problem is the encoding of multilevel random access memories, where each cell contains more than one bit of data. These memories use dynamic RAM cells to store one of several discrete voltages. An experimental 4-Mbit chip with 16 possible voltage levels (4 bits worth of data) stored in each cell was reported in [ 2 ] . Voltage levels in each cell are stored and sensed by ramping the voltages on pertinent row and column select lines.
Manuscript received November 4, 1991 -20 ms), comparable throughput (20 Mb/s), and low power requirements (standby power of -100 iiw and active power of -10 mW vs. standby and active power of -1 W). Magnetic disks require mechanical drives that cannot be scaled downward with disk capacity; that is, for smaller disks, there is a significant "volume overhead" which decreases the storage density with respect to the entire disk package. Multilevel RAM's have no such penalty. Therefore, these memories are useful for replacing medium to small capacity magnetic hard disks where power is restricted, as in laptop computers.
The main drawback of multilevel RAMS, aside from the need for constant power to maintain memory contents, is the following. Since the cells contain charges separated by small discrete steps and since access timing accuracy is important, timing errors can cause errors in entire rows of memory. Error-correcting codes used at the chip level typically encode a single row as a codeword; these types of codes are thus useless in this case, where the entire row can be erroneous. In practice, large random access memory chips are broken up into a number of blocks. A code can be placed across these block lines to break up the long burst at the cost of increased access circuitry and encoderidecoders. The resulting codewords experience long phased bursts of errors in relatively short codewords. (See Fig. 2 ) A code which can correct long phased bursts with high rate and short codeword length is desired for this application.
Most well-known (or standard) burst error-correcting codes which can correct long bursts have extremely long codewords which must be shortened-and therefore result in a lower rate code-when used in applications with small block sizes. Fire codes, for example, have high rate at the expense of large codewords, and they do not take advantage of the phased nature of the error. Thus, standard burst error correcting codes such as the fire code may not be best for correcting phased bursts in practice, especially where a high-rate, high-speed, short codeword length code is needed. However, some codes, such as Reed-Solomon codes over serially arranged bit blocks, have high rate, can correct phased bursts, and are optimal. Here, array codes are presented as an alternative to the Reed-Solomon codes to correct single phased burst errors.
Array codes offer the advantages of block structure and easy encoding and decoding. The concept was first introduced by Elias (31; the first array codes were Gilbert codes, developed in 1960 141. Gilbert codes are constructed from a two-dimensional array of cells with row and column parities, and their size can be varied greatly. Given a diagonal (helical) readout order on a rectangular array of size i t I by I t z , with .\ being the diagonal skipping value, burst error correction is possible. An example is shown in Fig. 3 .
Bounds on correctable burst lengths of Gilbert codes were studied by Neumann in 1965 151. Bahl and Chien in 1969 [6] made corrections to Neumann's work, and generalized the result for higher were generalized and codes with efficiencies approaching unity were found by Zhang [14] and Sivarajan, McEliece, and van Tilborg [lS] . Previous work concentrated mainly on general bursts, where burst starting location is not restricted. Under the limitation that all bursts occur only within one of many preselected blocks, array codes can be made extremcly powerful and efficient without much difficulty, resulting in short codewords with long burst correcting powers. Phased burst error-correcting array codes are constructed, as are general burst error-correcting array codes, from two-dimensional arrays of cells with row and column simple parity checks and diagonally cyclic readout order. Note that the parity on parities (check on checks, in the rightmost bottom corner) can be considered to be both a vertical and a horizontal parity check. Errors are now restricted to occur only in a single diagonal; therefore, the readout parameter s [11] , which denotes how many columns to skip before reading the next diagonal, is irrelevant here. Previous work on general burst errorcorrecting array codes made mention of s: The length of a correctable burst depends on s [ l l ] , [12] . For phased bursts, s can be any value so long as s and t i p are mutually prime (which ensures that the entire array is filled).
Various properties of single phased burst error correcting array codes will be explored in this work. Section 11 contains the encoding and two possible decoding algorithms. Section 111 contains theorems on the allowed codeword sizes for phased burst correction. In Sections 1V and V, optimal codeword sizes for this code are discussed. Section IV will cover array codes for the correction of approximate errors, those errors in q-ary codes in which the erroneous value is restricted to be no more than A away from the true value.
The Appendix contains proofs of all theorems.
ENCODING AND DECODING STRATEGIES
Encoding information bits entails taking the parities of the rows and the columns as needed. For q-ary codes, these parities are taken modulo q, and is therefore an easy and fast operation. This can be implemented quickly and in parallel using XOR gates for q = 2 or their nonbinary equivalent, addition modulo q, for q > 2.
For decoding, the parities are first recomputed from the received codeword; from these the positions with parity violations (and in the case of nonbinary fields, the amount of the violation) are known. Consider the parity on parities to be both a horizontal as well as a vertical parity value. Becasue bursts are restricted to one diagonal, the hoizontal parities give the burst pattern. The vertical parities, given the burst pattern, provide information on the burst position. The horizontal parities are "stuffed" with nz -nl zeros so that both the horizontal and vertical parities are of length n2. The vertical and horizontal parities can be represented as
and respectively. The problem now is finding the error position; that is, finding a value of e such that 0 5 e < 712 and
Once the error location is known, error correction is accomplished by XORing this erroneous row with the horizontal parities. (For q-ary applications, the horizontal parities are subtracted modulo n2 from the erroneous row.)
A. Cyclic Convolution
One method for finding the error position e is cyclic convolution. This algorithm can be parallelized for extremely fast implementation.
By cyclically convolving the two parity sets V and H , the error position can be found: The error location e occurs where the convolution yields a maximum. In both the binary and nonbinary case, this amounts to finding the number of cyclic shifts of the horizontal parities needed to match the pattern given by the vertical parities. The decoding algorithm can be implemented in parallel with n2 convolution circuits, thus quickly yielding the position of the burst in two steps: First, calculate the cyclic convolutions in parallel; second, find the maximum value. This, however, requires a large amount of circuitry or computing nodes (nz computations). Serially implemented, this algorithm requires n$ multiplications, nz -121 additions, and n2 comparisons. In parallel, using n; computing nodes, the algorithm requires the time for one multiplication, log,n 2 additions, and log, n2 comparisons in sequence.
B. Shiloach 's Algorithm
One other method for finding e is using Shiloach's Algorithm [16], [17] . This is a serial implementation which requires, at most, 3(nz -1 ) comparisons. Shiloach's Algorithm is much faster and requires less circuitry than a serially implemented cyclic convolution algorithm, but it is still slower than a parallel implementation of the cyclic convolution algorithm and cannot be effectively parallelized. The algorithm returns k = 0 if no such match exists and k = n if there is a valid match.
Implemented serially, this algorithm requires at most 3(n2 -1) comparisions and 3(n2 -1) additions.
ALLOWED CODEWORD SIZES
We have shown in [18] that such codes can always correct one phased burst of length n l , the length of the vertical dimension, if nz 2 2n1, where n2 is the length of the horizontal dimension, and that such codes can never correct one phased burst of length n l if n2 5 n l . Furthermore, we have proven that such codes can correct one phased burst along a diagonal for n1 < n2 5 2nl with cyclic readout order, if and only if where U 2 1 and p 2 1. From these results, we have found codewords of short length and high rate which can correct single phased bursts. The theorem concentrated on filtering out those values of nz not allowed for a given value of n1. Here another approach is used to obtain an equivalent result; this theorem regarding codeword sizes yields the largest possible nl for a given nz. 
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Neumann presented a result very similar to (2) in [5] as the maximum general burst length correctable by an array. Specifically, the claim was made that given an array of size nl x n 2 , the maximum burst length correctable in a Gilbert code is where K * is the smallest prime divisor of n1 and ~g is the smallest prime divisor of nz. This was shown to be incorrect by Bahl and 7,9,11 11,13 11, 13,15 11,13,15,11 11,13,15,17,19 13,11,19,21 13,17,19,21.23 11,19,21,23,25 17,19,21,23,25,21 11,19,23,25,27,29 17,19,23,25,27,29,31 19,23,25,27,29,31,33 19,23,25,27,29,3 1 , 3 3 3 23,25,29,31,33,35,37 23,25,29,31,33,35,37,39 23,29,31,33,35,37,30 33,35,37,30,41.43 29,31,35,37,39,41,43,45 2 9 3 1,35,31,39,4 1.43,45,47 2Y,31.35,37,39,41,43,45,47,4') 29, 31,35,37,39,41,43.45,41,49,5 1 29,31,35.37,41,43,45,47,49,51,53 29,31,35,37.41,43,45.41,49,5 1,.53,55 37,41,43,47,49,51.53.55,51,59,61,63 37,41,43,47,49.5 1.53,5S.57,5Y,hl,h3,h5 37,41.43,47.49,5 1,53,55,51,59.61 ,63,65,61 3,55,51.59,61,63.65.67,60 3,55,57.59,61.63,65.67.69.71 41,43.47,49,53,55,57,59.6 1,63.65.67,69.71,73 41,43,47,49,53,55,51,59,61,6~~65,67,60,11,73.15 41, 43,47,49,53,55,59.~~ .63,65,67,69.11.73.15.71,19 43,47,49,53,55,59,6 1,63,65.67,69.71.13.15.71,79,8 1 41,43,41,49,53,55.59,61,63,65.67,69,11.73,15.17 Optimal codes are in bold type, for which the smallest n.1 is prime (4) as a necessary and sufficient condition equivalent to (1). Since ,I 2 1, the right side of (4) can increase without limit; therefore, (4) is equivalent to n + 1
Since the right side of (5) must be an integer, (I + 1 must be a factor of nz. The right side is small when n + 1 is small; therefore, the right side is smallest when n + 1 is the smallest factor of 1 1 2 , which is equivalent to the smallest prime factor of t i , , which was defined earlier as K . Substitution of ti for CI + 1 in ( 5 ) results in (2); therefore, (1) and (2) 
Iv. MEETING THE SINGLETON BOUND
Burst error-correcting codes are measured in optimality by efficiency rather than by rate. However, single phased burst errorcorrecting codes can be considered not as being burst error-correcting. since these phased bursts are effectively symbols taken in a serial bit stream, but as being single error-correcting codes. Therefore, the rate is the measure of optimality.
Linear error-correcting codes can reach but not exceed the Singleton bound, which states that to correct t errors, a code must have at least 2t parity symbols:
The code is capable of correcting a single phased burst, so t = 1. When U P is prime, using Corollary 3. f l , 2 t l I + 1.
Take 112 = it I $1, so that the array size which is as square as possible. This should provide a codeword with as high rate as possible [19] . Then, taking each symbol to be a group of bits i t 1 long,
-.
Therefore, single phased burst array codes can be optimal in the sense that they reach the Singleton bound; this occurs when t i 2 is prime and 111 = n 2 -1. This was known previously [20] and is confirmed as a special case of Theorem 1. Table I lists some allowed codeword sizes for single phased burst error-correcting array codes; optimal codeword sizes are in bold face type. Additionally, note that the smallest t t 2 allowed for a given 11 I is the smallest prime number larger than ri 1 . This claim will be shown to be true for all i t I < 10' in the next section; to prove the claim true for all t i 2 is an unsolved number theory problem.
V. OPTIMAL CODEWORD SIZES Table I hints at the claim made here, that for any t 1 1 , the smallest allowed rI2 is the smallest prime number which is still greater than T I I .
Though this claim cannot be proven outright, it can be given strong supporting evidence. In this section, a theorem which, coupled with examination of all prime numbers less than lo', proves the claim for all n2 < lo', will be presented. Since practical block lengths are much smaller than lo', the claim is proven for all practical values of 1 t l and 1 1 1 .
The claim that the smallest r12 for any given 7 1 1 is the smallest prime number greater than n 1 will be supported in two steps. First, a theorem will be proven showing that if the difference between the two dimensions 712 -11 1 is less than the square root of the larger number, the original claim is true. In the worst case, this difference between the two dimensions will be the difference between two consecutive prime numbers. Second, this theorem will be applied to all prime numbers below 10'; the claim will be shown to hold true for these numbers.
These two will help show that in the finite range 0 < t i 2 < 10' the claim is true, and that the claim in general relies on an unsolved problem in number theory.
Theorem 2: The smallest allowed nz for a given value of n 1 is the smallest prime number larger than 1 1 1 if t i 2 -n l < fi. 
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Since the worst case (largest) difference between ti 1 and n2 occurs when both 111 and n2 are primes, all prime numbers below 10' were checked; this revealed that (6) holds for all pairs of consecutive primes except the pair 113 and 127. Here, n2 -nl < 14 is possible while fi = &% = 11.2T. Because Theorem 2 covers only cases where nL -i t 1 < fi, n2 is covered only in the range 113 < T i 2 5 124. Thus, the cases 712 = 125 and n2 = 126 were checked manually using (2), When n:, = 125, rt 1 5 100 is required, and when 112 = 126, nl 5 6 3 is required for the code to be phased burst correcting. Since 11 = 113, these two are not valid codewords. Therefore, even in the special case where (6) fails, the claim holds true for all prime numbers less than 10'. Since most codewords are smaller than lo', the analysis thus far is usually sufficient for practical codeword sizes.
Theorem 2 suggests that if all consecutive primes J J ,~ and p,,+l are separated by a distance d, = yn+l -y,, which is less than G, then the claim regarding phased burst array code sizes, namely, that the smallest 112 allowed is the smallest prime number greater than tt 1, is true. This is an unsolved problem in number theory. The best results obtained so far are close but insufficient [21], However, since the theorem has been proven for all t i 2 less than loi, this claim can be assumed true for all practical purposes: Almost all applications have codeword sizes of less than 10'.
VI. CORRECTING APPROXIMATE ERRORS
In some analog memory and communications applications, the codeword contains y-ary symbols, that is, more than one bit of information is stored in a single memory cell (16-level RAMS [2] , for example) or more than one bit i s sent per use of the channel through the use of many discrete analog values to represent these q-ary symbols (amplitude and phase modulation in high-speed modems, for example). If these codewords are subject to errors which only change the receivediretrieved symbol slightly from the transmittedistored symbol, the information which remains in these cells can be used to help correct errors. For example, in multi-level memories, as mentioned in Section 11-A, if there are timing errors in reading or writing the row of cells, the contents of that entire row will possibly be close to but in error from the true value. This information can be used to help correct the codeword.
Another example is in PSK (phase shift keying) modulation. Here, the symbols are a ring of size q, and the most common errors will be those closest to the correct value. Drifting from the correct sync value will cause errors which are close to the correct value. This condition can be corrected the next time the signal is synchronized, and synchronization is typically done either continuously or at regular intervals. The second case, used more often for high-speed applications, can result in time intervals with incorrect sync which are corrected by the next interval, resulting in bursts which are phased. FSK (frequency shift keying) has a similar problem in that the correct frequency may be mistaken for one close to that frequency; therefore, a code which is tailored to correct these most common errors with as high rate as possible will be useful.
In this section, an approach using the remnant information in corrupted symbols to correct these errors-and therefore use less redundant symbols in the encoding-will be explored. This type of error will be referred to as approximate errors, or those with erroneous values which are always approximately equal to the actual values. (This situation can be considered to be one with a skewed error distribution, since the errors are restricted to a certain class. Bitwise errors of this type and codes to handle them were studied in [22]; here a different approach is used.) If the actual value stored in a given symbol were .r and if the symbol were in error, the resulting receivediretrieved symbol will be between s -A and s + A, where A < q / 2 and q is the number of values each symbol can take. The symbols can be considered to be a ring of size q or can be terminated at the mimimum and maximum.
A. Parity Values for Approximate Errors
The errors addressed in this section have magnitudes within A of the correct values. Since the errors are of limited severity, the parities need not be taken modulo q , as they were before. To correct errors of magnitude A, it is necessary to take parities modulo 2 A + 1 to be able to distinguish between the 2A + 1 values which the error can take. (This includes one value for zero, the no error case.) However, it is not necessary to take two orthogonal sets of parities modulo 2A + 1. The two sets of parities in the phased burst error correcting array code contribute in a distinct manner, with the horizontal set of parities determining error pattern and vertical parities determining error position with the help of the horizontal parities. The horizontal parities, therefore, must be taken modulo 2 A + 1 to uniquely represent the error pattern. Determining error position, however, can be done by knowing only the existence or nonexistence of an error at each horizontal and vertical parity position. This can be accomplished by taking the parity modulo A + 1, to distinguish between the A levels (including the no error case) of error possible.
Therefore, it is sufficient to record only the parities taken modulo A + 1 for the vertical parities to determine error location and modulo 22,+ 1 for the hoizontal parities to determine error value. The vertical parities, because there are more of them, are taken with A + 1 so that less space is taken with them. The parity on parities is taken modulo 2A + 1 so that it may be used as a horizontal parity value.
Initially only the approximate error correcting case will be explored; later, parity cell compression will also be included in the analysis. The encoding format is the same as before, but with the parities taken with differing modulo sums. Decoding is also as before, with the following exceptions: First, the parities which were taken modulo 2 1 + 1 need to be recomputed for modulo A + 1. These parities are then used to locate the error burst in the manner described above. Second, the burst is then corrected using the modulo 2 1 + 1 parities.
Error correction is accomplished as follows. < 0 are mapped onto the region A + 1 to ' 2 1 ,
(',A = Thus, correction of approximate errors is possible with vertical parities taken modulo A + 1 and horizontal parities taken modulo ' 2 1 + 1.
B. Parity Cell Compression
Parity cell compression for phased burst error correcting array codes is achieved as follows. The vertical parities are taken modulo A + 1, and the horizontal parities, modulo h. Since only a few bits of information are needed to record both sets of parities, there is some unused capacity for storing information in these parity symbols. These can be taken advantage of by storing more than one parity value in each symbol. There are two ways this can be accomplished: The parities can be compressed and represented as a column of length tt I -1, in which case this acts like another column added to the array of information symbols (without any parities), or they can be represented as a row of length 112 -1, in which case this acts like another row added to the array of information symbols.
In both cases, the parity o n parities values is unused and is therefore not coded. Effectively, the code becomes a linear sum code [23] . This code can still correct a single phased burst using the information that the parity on parities is immune to error, a condition that occurs because the parity on parities is always assumed to be zero.
Note that this parity compression, therefore, is equivalent to rcmoving a row or a column of parity values from the code and placing them in other cells. The error correction capacity of the code should remain unchanged; therefore, the code must be capable of correcting errors along any single diagonal, though the error magnitude must be within A for all values. This implies that the remaining column or row of parities can contain an error as well. However, because there is more than one parity value recorded into each symbol, the valucs must be coded in such a way that the additional parity values stored there are not affected, since these additional values record parity from rows or columns which differ from the location at which they are stored. Therefore, the requirements for parity compression are: Vertical parities are taken modulo 1 + 1; horizontal parities are taken moludo 2 1 + 1; parities must be stored into tt I -1 or t t L -1 symbols; parity on parities is unneeded; and those additional parity values stored in a symbol must remain unaffected by errors within magnitude 1.
The original parity value can be stored without coding since if it is erroneous, it can be corrected. This error can alter the value of the entire symbol by up to 4 3 . However, if a simple means of storing two parity values in the same symbol is used, a carry or borrow error can occur. That is, by storing the two parity values as p = p o r l g l n n l + (1 + l)l-)<LddltlOndl.
the two values can be found by
However, if an error occurs in P , a carry or a borrow may occur and alter the values stored, causing an error to propagate into the value for i~c , c i c i , t~~~, t a~
:
The effect of a carry, borrow, or neither alters the resulting calculated p n~~d l t i i , n n~ by +I, -1, or 0, respectively.
Thus, a buffer is needed between p , , l , y i r r a l and pad&tlonal that is large enough to distinguish between the carry, borrow, or neither carry nor borrow cases. The two cases, either having horizontal parities included into existing vertical parities or having vertical parities included into existing horizontal parities, will be addressed separately. The strategy for both are similar.
For horizontal parities included into existing vertical parities, consider the following. A horizontal parity value 0 1 2 = h , ) is included into an existing vertical parity value @ I = L '~) by
where -j is some constant. Let C . = -;I)'?. Assume pa is known.
It is obvious that -, > 1. Now let an error of up to 1 in magnitude occur in P.
Q + ( j < P + r < c J + e + A .
which, in the worst case (maximum range the values can span), is To be uniquely able to distinguish between the case where a carry, a borrow, or neither occurs, there must be an unambiguous mapping given the worst case occurs. From (7), the maximum range which
Therefore, to include a horizontal parity into an existing vertical parity, Fig. 4 outlines this analysis. Decomposing these two parities into their original forms in the presence of errors is straightforward. The vertical parity in this case should reflect the error imposed upon the column.
The horizontal parity should remain unaffected by errors. Using. [
Equation (12) assures that, using the usual technique for rounding off fractional values (i.e., 1.4 -+ 1 and 1.5 + 2), p 2 is found without error:
For vertical parities included into axisting horizontal parities, the strategy is very similar. A vertical parity value @2 = v3) is included into an existing horizontal parity value @I = h,) by
where y is some constant. Let Q = 7 p 2 . Assume p2 is known. Q I P < Q + a or, equivalently,
Now let an error of up to A in magnitude occur in P.
Q + e i P + e I Q + e + 2 A , 
Equation (13) is similar to (7); the former differs from the latter only by a constant A on the right far side. To be uniquely able to distinguish between the case where a carry, a borrow, or neither occurs, there must be an unambiguous mapping given the worst case occurs. From (13), the maximum range which P + e can span given
which is similar in form to (8). Therefore, to include a horizontal parity into an existing vertical parity, (17)
C. Actual Compression Technique
When this codeword is actually implemented, it may not be efficient to attempt integer division and remainder (modulo) calculations. High-speed applications require the code to have as few operations as possible for encoding the decoding, and division operations are time intensive. Therefore, placing parity values into bit fields within the parity symbol may be advantageous: In this format, examining the bit fields is sufficient to obtain the necessary parity values. Fig. 6 . Parity cell compression into bit fields. with horizontal parity included into vertical parity symbol. One parity symbol is shown, with parity values encoded into bits. Blank space of two bits is safety buffer to avoid carry-over errors into horizontal parity field.
The best choice for 1 is 2"' -1; the vertical parities are taken modulo 2"' and the horizontal parities are taken modulo 2""'. The range of the horizontal parities is larger than necessary, but 2"'" is used since it allows easy derivation of the modulo 1 + 1 parity value for determining error location: The J J J least significant bits of the horizontal parity value provide this parity information.
To store more than one parity value into each symbol of redundancy, the strategy used in the previous subsection are applied. If horizontal parities are being stored in vertical parity symbols, then the minimum -, is 3 1 + 1; this translates into at least ut + 2 bits, or a buffer of two blank unused bits between the vertical and horizontal parity value bit fields. (See Fig. 6 .) These bit fields serve as flags as to when a carry or a borrow had occurred. Correction for carries and borrows are as follows:
buffer bitfield = 00 : no adjustments needed buffer bitfield = 01 : no adjustments needed buffer bitfield = I O : this case will never occur buffer bitfield = 11 : add 1 to horizontal parity field If vertical parities are being stored in horizontal parity symbols, then the minimum -, is 4 1 + 1; this translates into at least J J J + 2 bits, or a buffer of one blank unused bit between the horizontal and vertical parity value bit fields. (See Fig. 7 ). This one extra bit with additional information obtained from the value in the horizontal parity bit field provides carry or borrow information. Because the horizontal parity is between 0 and .ZrrLf1 -1, inclusive, an error can only increase this value to 2"'+1 + 2"' -2, which is represented by a carry of 1 and a residue of 2"' -2. Likewise, an error can only decreasc this value to -1, which is represented by a borrow of 1 and a residue of 2"' + 1. Therefore, if a carry occurs and the residue is greater than or equal to 2"' + I, or 3, + 2, then a borrow has occurred; if a carry occurs and the residue is less than or equal to 2"' -2, or 1 -I, then a carry has occurred. Therefore, when the buffer is nonzero, if the most significant bit of the horizontal bit field is 1, then a borrow has occurred; otherwise, a carry has occurred. buffer bitfield = 0 : no adjustments needed buffer bitfield = 1 and MSB of horizontal parity field = 0 : no adjustments needed buffer bitfield = 1 and MSB of horizontal parity field = 1 : add 1 to vertical parity field Note that for parity values which are inserted into existing parity symbols, there is no need for contiguous bit fields to be used. Therefore, these inserted parity values may be placed in any order to fit them in the available space. However, even if noncontiguous bit field packing is used, the magnitude of approximate errors correctable using this implementation is less than that possible by using the algorithm outlined in the previous subsection. The tradeoff made here is ease in encoding and decoding in favor of optimality of parity symbol usage. Thus, the horizontal and vertical parities are recorded in fewer symbols but in a manner which allows easy determination of parity values without integer division or remainder (modulo) calculations, resulting in an easily encodable and decodable code which has very high rate and can correct a phased burst of approximate errors.
D. Examplc
Consider two codewords, both capable of correcting a single phased burst of length 9 and approximate errors of size 3, = T from symbols of size '1 = 312. The first is the standard phased burst array codeword of dimcnsions I t I = 9, 112 = 11; the second, the codeword with parity compression derived from the standard codeword of dimensions Jt I = 10, J J~ 1 11. The latter is effectively a 9 x 11 codeword with 30 information symbols capable of correcting a burst of length 9 and of size 1 = 7 , The first has a rate of 0.81, with 80 information symbols, and is capable of correcting a single phased burst of length 9 and of any error magnitude. The second has a rate of 0.91 with 90 information symbols and is capable of correcting a single phased burst of length 3 so long as the error magnitude of each symbol does not exceed 7. (Sec Fig. 8 ).
Vertical parity values arc placed in each horizontal parity symbol using every possible space; therefore, the 4 least significant bits are used to store the horizontal parities, while the most significant 4 bits are used to store the vertical parity values. The fifth most significant bit, in between the two bit fields, is used as a buffer. The vertical parity values are storcd across thc parity symbols such that four bits each from nine symbols arc used t o storc ten three bit numbers. One possible arrangement is shown in Fig. 9 ; a total of six bits remain unused. (Note that a more optimal utilization of available parity symbol space would have resulted in 1 = 8, but at greatly increased computational complexity.) 
where y # 0. Note that since ylnz, then y I nz/K, where K is the smallest prime divisor of nz. Therefore,
d e g ( c )
27 -1 2 nZ(1-:), Fig. 9 . Parity symbols shown bitwise. Each parity symbol is composed of 9 bits (for a total of 512 possible values per symbol). Bit mapping for each parity value is shown. which then requires sizes to correct phased bursts of length nl was presented. The code can have dimensions such that the Singlkton bound is met with equality and are therefore optimal. The minimum size for nz, given nl, was shown to be the next highest prime larger than nl for n2 < lo7; it is an unsolved number theory problem to prove this true for all n1 and n2. Two decoding algorithms were covered. Also, encoding and decoding strategies for approximate errors were presented, with means of compressing parities to further increase the rate of these codes. (2) there is a contradiction, so erroneous decoding cannot occur when (2) holds. The converse is also proven by contradiction. Given that erroneous decoding cannot occur, assume that (2) is not true. Consider the case where the converse of (2) . Then from (20) = z ' h ( z ) (mod xn2 -1).
APPENDIX
The proof will be by contradiction. Given that (2) holds true, assume that erroneous decoding occurs. Erroneous decoding can occur if there exists another value d, which yields the same vertical syndrome. That is, for the code to not work,
where d # e. Rearranging (18) yields Proof: Consider the result of Theorem 1. To be phased burst correcting, an array must have the dimensions dictated by (2) where K is the smallest prime divisor of n2. The largest possible value for K is K = n2, or the case when n2 is prime. Therefore, in the best case (when the array is as square as possible) is required. This simplifies to n2 2 n~ + 1.
Thus, the smallest that rt2 is allowed to be is 721 + 1, and if 722 is smaller than that, the array code cannot correct phased bursts of length n 1 .
0
Corollary 3: For any 711, the set of allowed values of n2 for the single phased burst error correcting code includes all prime numbers greater than n l .
Proof: From (2), If r t 2 is prime, then because K = 112, (2) becomes n I 5 n 2 -1. Thus, all prime numbers greater than ti 1 are acceptable values of n 2 . 0 Theorem 2: The smallest allowed n 2 for a given value of 1 ) 1 is the smallest prime number larger than n I so long as n 2 -n 2 < 6 .
Proof: From Corollary 2, n 2 > n l ; from Corollary 1, n 2 < 2r11 is the region of interest. Therefore, the region of interest is 711 < n 2 < 2 7 2 1 , because if n 2 5 111 the code is guaranteed not to work, and if 712 2 2n I the code is guaranteed to work. Also, from Corollary 3, all primes 712 in the range 7 1 1 < n 2 < 2721 generate acceptable codewords.
Choose n~,~ to be the smallest prime number greater than n I and n 2 , c to be the composite (nonprime) numbers greater than n 1 and less than n~.~. If (2) is to be satisfied, where K , is the smallest prime factor of n~ ( . The smallest prime factor of any composite number is less than the square root of that number; therefore, for an acceptable n 2 .-where (21) holds-to exist, For any n~,~ such that 721 < ~2 2 .~ < r i 2 . p r if (22) is true, then n Z . , -is a valid codeword dimension. Since the opposite is desired, that is, that there are no valid composite (nonprime) n~.~ in the range nl < n 2 . c < ? 1 2 , p , and since (21) is a direct consequence of Theorem 1, which gives a necessary and sufficient condition for acceptable values of n 1 and n 2 , til > n~.~ -G.
which can be rearranged to obtain as the condition required for no n2 less than the smallest prime number larger than 711 to be an acceptable codeword size. Since the largest that n 2 can be is 112 -1, (23) becomes ( 7 t 2 , p -1) -111 < d 7 t 2 -1.
which implies
